The use of reduced two's-complement representation in low-power DSP design
نویسندگان
چکیده
Two’s complement signal representation is widely used in the implementation of arithmetic operations. However, it is well-known that its sign-extension can cause undesirable signal transitions in the MSBs of a data-path circuit. We propose a novel technique to reduce the signal transitions due to sign-extension while retaining the simplicity of the two’s complement arithmetic operations. The key idea is to generate a signal representation dynamically according to the signal magnitude. This paper discusses the implementation techniques of using reduced representation in data-path designs. We have applied our proposed techniques in several design examples and our experimental results have shown 13% to 32% power reductions.
منابع مشابه
Ultra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملA Low Power FIR Filter Design Technique Using Dynamic Reduced Signal Representation
While arithmetic circuits using 2’s complement representation are easy to implement, it is well-known that the sign-extension bits of a 2’s complement number cause high switching activity in digital arithmetic circuits. Such switching is undesirable in low power applications. In this work, we exploit the sign-extension property of a 2’s complement number and propose a reduced representation of ...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملOptimization of Low Power Using Fir Filter
In this paper we proposed a three stage pipelined finite-impulse response (FIR) filter, this FIR filter contains multipliers such as Hybrid multiplier, Booth multiplier algorithm and Array multiplier. In general, multiplication process consists of two parts as multiplicand and multiplier. According to the array multiplier, the numbers of partial products (PP) are equal to the number of bits in ...
متن کاملHigh Level Circuit Design for Low Power Audio Signal Processing
Our goal in the PRO-DASP project within the DFG priority program VIVA has been the development of a rapid-prototyping environment for functional verification and test of digital signal processing algorithms. We have realized a power-optimised technology independent macro-module library to support a fast and efficient design methodology. The library is embedded into a design-framework which supp...
متن کامل